Abstract-Accurate prediction of circuit aging and its variability is essential to reliable design and analysis. Such a capability further helps reduce the load in statistical reliability test. Based on compact models of transistor degradation and circuit performance, we develop analytical solutions that efficiently predict the statistics of both circuit timing and the leakage under temporal stress and process variations. These solutions prove that circuit aging and its variance can be fully predicted from the characteristics of transistor degradation and circuit performance sensitivity to aged parameters, independent on the type and the amount of process variations. Specific results include: (1) under variations, the standard deviation of circuit speed declines with the stress time, following a power law of 1/6; and (2) the logarithmic mean and the standard deviation of leakage current decrease with the stress time as t 1/6 . The results are systematically validated by simulation and measurement data from an industrial 65nm technology, enhancing the predictability and efficiency of statistical reliability analysis.
I. INTRODUCTION
With the continuous scaling of CMOS technology, device variations and reliability degradation are emerging as fundamental challenges to robust integrated circuit design at 65nm node and below [1] - [3] . As a result, circuit performance metrics, such as the speed, power, and the leakage, exhibit an excessive amount of variability post the fabrication process. Figure 1 illustrates an example that shows the statistical measurement of switching frequency and the leakage (IDDQ) of ring oscillators (ROs) before the reliability test. In this 65nm technology, more than 3X and 25% variability are observed in circuit leakage and the speed, respectively. Circuit performance and its variability not only depend on static process variations, but also change over the period of dynamic operation because of the effect of circuit aging [4] , [5] . Figure 2 shows the measured speed degradation from the same set of ROs as those in Figure 1 . Since the degradation rate is highly sensitive to process parameters and operation conditions, such as threshold voltage (V th ), temperature, and switching activity [4] , [5] , circuit aging strongly interacts with process variations, dynamically shifting both the mean and the variance of circuit performance. Therefore, accurate prediction of circuit performance distribution during its life time should consider the impact of static variations, primary reliability mechanisms, and more importantly, their interactions. This prediction is essential for designers to safely guardband the circuit for a sufficient life time. Otherwise, we have to either use an overly pessimistic bound, or resort to expensive stress tests in order to collect enough statistical information. In this work, we leverage compact models of transistor degradation and circuit performance to achieve accurate and efficient reliability prediction. Negative-Bias-TemperatureInstability (NBTI), which is the dominant reliability mechanism in scaled CMOS technology, is incorporated into the analytical framework to account for the aging of circuit speed and the leakage [4] , [5] . The specific contribution and conclusions of this work include:
• A statistical predictive methodology of circuit aging is proposed. In these models, only five parameters need to be extracted from fresh data (i.e., before the stress).
With the initial information of the transistor and circuit topology, these models provide accurate prediction of circuit performance degradation and the variability.
• The degradation rate of circuit speed and its standard deviation follows a power law of 1/6, and they are independent on the amount and the type of variations in the circuit.
• The mean and the standard deviation of logarithmic IDDQ reduce with the stress time as t 1/6 , with the variance more sensitive to global variations. The outline of the paper is as follows: The statistical modeling for both transistor and circuit performance degradation is described in Section II. The proposed models are comprehensively verified with silicon data from industrial 65nm technology and SPICE simulation results, as shown in Section II and Section III. Finally Section IV concludes this work.
II. STATISTICAL MODELING OF CIRCUIT AGING
NBTI is the dominant effect of circuit aging in advanced CMOS technology [4] . Based on the reaction-diffusion mechanism, we developed the model of V th shift under NBTI effect. In the presence of process variations, this model is further expanded as a linear function of static V th variation to efficiently predict the performance degradation.
To characterize circuit performance change under the stress, the Alpha-power law based delay model and the leakage model are calibrated for a given gate. Under the condition that the amount of NBTI-induced V th shift is much smaller than the nominal value of V th , both models are simplified to extract the dependence of circuit performance to V th change. Finally, the gate-level models are integrated into various circuit paths to analytically predict the aging of path timing and the leakage. Both the mean value and the variance of these important metrics are derived as a function of static performance variability, the nominal sensitivity of circuit performance, and other operation conditions, such as voltage and the temperature.
A. Transistor Degradation Model
NBTI occurs when a negative gate bias is applied to PMOS and it has two phases: stress and recovery ( Figure 3 ) [3] . In the stress phase, the holes in the channel weaken the Si-H bonds, which results in the generation of the positive interface charges and hydrogen species. During the recovery, the interface traps can be annealed by the hydrogen species and thus, V th degradation (ΔV th−nbti ) is partially recovered. Based on the reaction-diffusion mechanism, we developed compact models to predict long-term ΔV th−nbti [3] ,
where 
B. Gate Delay Degradation Model
A widely used gate delay (T di ) model is based on the Alpha-power law that was proposed in [6] ,
where C li is the effective load capacitance of the gate; β i is a parameter depending on gate size. Under both process variations and NBTI effect, V thi of PMOS is given by
Substituting V thi into Equation (6) and using the approximation of 1/ (1 − x) α ≈ 1 + α · x (for x 1), we obtain:
, which is the gate delay without process variations and NBTI degradation (ΔV thi = 0), and S ti = α/(V dd − V th0 ), which is the nominal sensitivity of gate delay to PMOS V th shift. These two parameters rely on the process technology and the circuit structure. They can be conveniently extracted from SPICE simulation at the nominal condition. Thus, Equation (9) becomes:
Substitute Equations (5) and (8) into (10),
We assume ΔV thi−g and ΔV thi−l are modeled as Gaussian random variables. Their mean (μ g and μ l ) are 0 and their standard deviations (σ g and σ l ) depends on the manufacturing process [1] . Since gate delay is linearly proportional to the threshold voltage change, the probability distribution function (PDF) of gate delay also follows the normal distribution
At t = 0, ΔV th−nbti = 0. Assuming global and local variations are uncorrelated random variables, μ T di (0) and σ 2 T di (0) are given by:
At t > 0, from Equation (11), we get
(13) Given the initial condition of the process and timing information for the transistor and the gate, Equation (13) predicts the mean and standard deviation with increasing time. From these equations, we have four observations:
(1) The mean of gate delay increases with the stress time, while the variance decreases. Since a lower-V th transistor has a faster degradation rate and thus, larger V th increase, this phenomenon compensates static process variations and reduces the variance during the stress period.
(2) As the stress time increases, the aging of both mean and standard deviation follow the same power law of t 1/6 . (3) The degradation rate of gate delay and its variance are independent on the amount and the type of variations.
(4) The degradation rate is determined by the sensitivities to V th shift. Process variations only affect the fresh variability, but not the degradation rate.
C. Circuit Performance Degradation 1) Path timing:
The PDF of a path comprising n gates corresponds to the linear combination of the n PDFs of gate delays. The mean and the variance of the path delay (T d ) are given by
where ρ ij is the correlation coefficient between two gates. For the simplicity of the demonstration, we assume the inter-gate correlation is the same for all the gates, i.e., ρ ij = ρ, while this methodology is general enough for all statistical conditions. Thus, the variance of path delay is derived as Figure 6 shows the delay distribution of ROs due to circuit aging. The distribution of gate delay becomes increasing narrower under the stress as indicated by Equation (13). The proposed predictive methodology is generated for a path consisting of various types of gates. 2) Leakage: IDDQ of a circuit is defined as the total amount of leakage current at the standby. It has an exponential dependence on V th :
where
is the body effect coefficient and v T is the thermal voltage (kT /q). Substitute Equation (8) into (16), we get
is the gate leakage at t = 0, i.e., ΔV thi−g = ΔV thi−l = ΔV thi−nbti = 0. Taking the natural logarithms on both sides of Equation (17), we have
Under global variations, using Equation (5), Equation (18) becomes the following
The mean and standard deviation of circuit leakage are
where η has the value between 0 and 1, depending on the circuit structure. The mean and standard deviation of circuit leakage are
(24) Akin to path timing, logarithmic IDDQ has the same time dependence under either global or local variation. Their impact is only different by a factor of η, which is derived from the circuit structure. Figure 9 shows that the logarithmic mean and the standard deviation degradation of leakage current follow the power law of t 1/6 . The mean is relatively independent of the type of variations, while standard deviation is more sensitive to the global variation. 
III. MODEL PREDICTION AND VALIDATION

A. Model Parameter Extraction
In order to accurately predict the circuit performance degradation, there are five parameters need to be characterized at t = 0, including: A, S v , S t , T d0i and IDDQi.
A: Parameter of long term V th degradation under nominal conditions. Its value is extracted from Equation (1) - (3), with the dependence of temperatures, V dd , and switching activity.
S v : the sensitivity of NBTI-induced transistor degradation to the nominal value of V th .
S t : the sensitivity of gate delay to PMOS V th shift. T d0i : nominal gate delay. IDDQi: nominal gate leakage. Note these parameters are all extracted from the nominal condition, but not affected by process variations. Variations only change the distribution of T d and IDDQ, which can be obtained from the statistics at t = 0 (i.e., before the stress). During the stress, the interaction between variability and reliability follows the prediction of our new models. These statistical reliability models improve the predictability in the design stage, avoiding expensive reliability test at the circuit level.
B. Model Validation with Silicon Data
The proposed statistical model is verified by 65nm technology silicon data under different stress conditions. We use a 11-stage RO as the representative test circuit. Figure 10 shows the delay degradation of ROs. The dots present the mean changes; the error bars are scaled delay distribution of the sample circuits; and the lines are the model predictions. While the mean value increases as t 1/6 , as a signature of the dominance of NBTI effect in circuit aging, the distribution declines with stress time. Figure 11 evaluates the change of both the active current (IDDA), which is proportional to the switching frequency, and the leakage current (IDDQ). Our predictive models only require the sensitivities of transistor and circuit aging, as well as the statistics before the stress. Then the degradation of circuit performance is fully predicted toward the end of the life time.
IV. CONCLUSIONS In this work, a statistical methodology is developed to predict circuit performance degradation under both NBTI effect and process variations. These analytical solutions reveal that the degradation rate and its standard deviation are independent on the type and the amount of process variations. Only the characteristics of transistor degradation and performance sensitivity to aged parameters are necessary to predict the mean and the bound of circuit aging. The aging of circuit speed and IDDQ shows a power law dependence on the stress time, as an evidence of the dominance of NBTI effect. The proposed model is implemented into SPICE simulation and comprehensively verified by SPICE simulation results and 65nm silicon data. 
